

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

DATE MAILED: 11/17/2004

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/912,768	07/24/2001	James Shutt	CYPR-CD00200	5143
7590 11/17/2004			EXAMINER	
WAGNER, MURABITO & HAO LLP Third Floor			SURYAWANSHI, SURESH	
Two North Market Street			ART UNIT	PAPER NUMBER
San Jose, CA 95113			2115	

Please find below and/or attached an Office communication concerning this application or proceeding.

				مني
		Application No.	Applicant(s)	
		09/912,768	SHUTT, JAMES	(
	Office Action Summary	Examiner	Art Unit	
		Suresh K Suryawanshi	2115	
Period fo	The MAILING DATE of this communication or Reply	n appears on the cover sheet wit	th the correspondence address	
A SH THE - Exte after - If the - If NO - Failu Any	ORTENED STATUTORY PERIOD FOR R MAILING DATE OF THIS COMMUNICATI nsions of time may be available under the provisions of 37 C SIX (6) MONTHS from the mailing date of this communicative e period for reply specified above is less than thirty (30) days, period for reply is specified above, the maximum statutory pure to reply within the set or extended period for reply will, by reply received by the Office later than three months after the ed patent term adjustment. See 37 CFR 1.704(b).	ON. FR 1.136(a). In no event, however, may a report. a reply within the statutory minimum of thirty period will apply and will expire SIX (6) MON statute, cause the application to become ABA	eply be timely filed (30) days will be considered timely. THS from the mailing date of this communicat ANDONED (35 U.S.C. § 133).	ion.
Status				
1)⊠ 2a)⊠ 3)□		This action is non-final. lowance except for formal matte		is
Disposit	ion of Claims			
5)□ 6)⊠ 7)□	Claim(s) 1-9 and 11-27 is/are pending in the day of the above claim(s) is/are with Claim(s) is/are allowed. Claim(s) 1-9 and 11-27 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction as	hdrawn from consideration.		
Applicat	ion Papers			
10)⊠	The specification is objected to by the Example The drawing(s) filed on 24 July 2001 is/are Applicant may not request that any objection to Replacement drawing sheet(s) including the of The oath or declaration is objected to by the	e: a) accepted or b) object o the drawing(s) be held in abeyan orrection is required if the drawing(ce. See 37 CFR 1.85(a). s) is objected to. See 37 CFR 1.121	` '
Priority (under 35 U.S.C. § 119			
а)	Acknowledgment is made of a claim for fo All b) Some * c) None of: 1. Certified copies of the priority docur 2. Certified copies of the priority docur 3. Copies of the certified copies of the application from the International B See the attached detailed Office action for	ments have been received. ments have been received in Aperiority documents have been ureau (PCT Rule 17.2(a)).	pplication No received in this National Stage	
2)	ot(s) ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO-94 mation Disclosure Statement(s) (PTO-1449 or PTO/S er No(s)/Mail Date	8) Paper No(s	ummary (PTO-413))/Mail Date formal Patent Application (PTO-152) 	

DETAILED ACTION

1. Claims 1-9 and 11-27 are presented for examination.

Drawings

2. This application, filed under former 37 CFR 1.60, lacks formal drawing (Fig. 3 and 4). The informal drawing filed in this application are acceptable for examination purposes. When the application is allowed, applicant will be required to submit new formal drawing. In unusual circumstances, the formal drawing from the abandoned parent application may be transferred by the grant of a petition under 37 CFR 1.182.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Art Unit: 2115

4. Claims 9-14 and 19-23 are rejected under 35 U.S.C. 102(e) as being anticipated by Nolan

Page 3

et al (US Patent no 6,052,0351).

5. As per claim 9, Nolan et al teach

a bus [use of a bus in a computer system is inherent and clearly the circuit of relaxation

oscillator in Fig. 3 is used in a computer system];

a processor coupled to said bus [a processor coupled to a bus is inherent in a computer

system and clearly the circuit of relaxation oscillator in Fig. 3 is used in a computer system];

a memory unit coupled to said bus [a memory unit coupled to a bus is inherent to a

compute system and clearly the circuit of relaxation oscillator in Fig. 3 is used in a computer

system];

a plurality of input/output pins [a processor or a memory unit in a computer system

having input/output pins is inherent and clearly the circuit of relaxation oscillator in Fig. 3 is

used in a computer system]; and

Art Unit: 2115

a time circuit coupled to said bus for performing a timing function, said timer circuit comprising a relaxation oscillator circuit having a first power mode and a second power mode, said first power mode and said second power mode being switchable under a control [col. 8, lines 48-63; a timing capacitor performing a timing function; first operating mode and second operating mode of the relaxation oscillator; operating mode is switchable under selection of a resistor],

wherein said relaxation oscillator circuit comprises:

a first current source [Fig. 3; col. 3, line 14; a first current generator 200];

a second current source [Fig. 3; col. 3, line 16; a second current generator 300].

- 6. As per claims 11 and 20, Nolan et al teach that wherein said first current source is operable to supply a large current than said second current source [col. 8, lines 48-63].
- 7. As per claim 12, Nolan et al teach that wherein said first reference voltage is established across a resister [col. 8, lines 61-63].

¹ Reference cited by examiner in the prior office action.

- 8. As per claim 13, Nolan et al teach that wherein said second reference voltage is established across a diode-connected field effect transistor [Fig. 3; col. 3, lines 51-55].
- 9. As per claims 14 and 23, Nolan et al teach that the microcontroller further comprising digitally trimmable current sources coupled to said relaxation oscillator circuit [col. 5, lines 28-32].
- 10. As per claim 19, Nolan et al teach that in a relaxation oscillator circuit having a first current source for a first power mode and a second current source for a second power mode [Fig. 3; col. 8, lines 35-63], a method for generating clock signals comprising the steps of:

selecting a switch current source [col. 8, lines 56-63];

generating a reference voltage based on said switched current source [col. 8, lines 56-63]; and

in response to said reference voltage, using said relaxation oscillator circuit to generate a clock signal having an accuracy that depends on said present power mode [col. 8, lines 35-63].

11. As per claims 21 and 22, Nolan et al disclose that wherein said first power mode is a low power mode and second power mode is a very low power mode [col. 8, lines 48-60].

Art Unit: 2115

Page 6

Claim Rejections - 35 USC § 103

- 12. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 13. Claims 1-8 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nolan et al (US Patent no 6,052,035¹), as applied to claim 9 above, in view of Mallard, Jr. (US Patent no 5,235,617²).
- 14. As per claim 1, Nolan et al teach
 - a relaxation oscillator circuit [Fig. 3; col. 2, line 62];
 - a first current source [Fig. 3; col. 3, line 14; a first current generator 200];
 - a second current source [Fig. 3; col. 3, line 16; a second current generator 300].

Nolan et al do not disclose about a control coupled to said first current source and said second current source for switching between said first power mode and said second power mode.

But, Nolan et al expressly disclose about determining the first operating mode by the selection of

Page 7

Art Unit: 2115

a resistor which is internal to the first current generator [col. 8, lines 61-63] and thus controlling the switching. However, A routineer in the art would be able to implement a control means coupled to the first current source and the second current source because it is quite well known in the art as disclosed by Mallard, Jr. [col. 15, line 67 – col. 16, line 4]. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the cited references as both mentioning the means of switching between two current sources wherein one teaches by having the control inside the first current source and another teaches by having a common controller to do so. Moreover, a routineer may choose one over the other as needed due to the circuitry design, spacing, complexity and condition.

- 15. As per claim 2, Nolan et al teach that wherein said first current source supplies a larger current than said second current source [col. 8, lines 48-63].
- 16. As per claim 3, Nolan et al teach that wherein said first reference voltage is established across a resister [col. 8, lines 61-63].
- 17. As per claim 4, Nolan et al teach that wherein said second reference voltage is established across a diode-connected field effect transistor [Fig. 3; col. 3, lines 51-55].
- 18. As per claim 5, Nolan et al teach that the oscillator circuit further comprising trimmable current sources [col. 5, lines 28-32].

² Reference cited by examiner in the prior office action.

Art Unit: 2115

- 19. As per claim 6, Nolan et al teach that wherein said trimmable current sources are digitally controlled [inherent to the system].
- As per claims 7 and 8, Nolan et al disclose the invention substantially. Nolan et al do not expressly disclose that first current generates a current of 2 micro amps and second current source generates a current of 100 nano amps. However, Nolan et al clearly disclose that the clock frequency of the second operating mode being lower than the clock frequency of the first operating mode [col. 8, lines 56-60]. Therefore, it would have been obvious to one of ordinary skill in the art at time the invention was made to have the first current source generating a current of 2 micro amps and second current source generating a current of 100 nano amps.
- 21. Claims 15-18 and 24-27 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nolan et al (US Patent no 6,052,035¹).
- As per claims 15 and 24, Nolan et al clearly disclose having at least three trimmable current sources. Nolan et al do not disclose having four trimmable current sources. However, a routineer in the art would understand that it is possible in a different embodiment to have more than three trimmable current sources. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have more than three trimmable current sources. A routineer in the art would know that a greater number of trimmable current sources will provide a greater accuracy of the current but at the same time increase the amount of circuitry and control logic complexity.

Art Unit: 2115

23. As per claims 16-17 and 25-26, Nolan et al disclose the invention substantially. Nolan et al do not expressly disclose that first current generates a current of 2 micro amps and second

Page 9

current source generates a current of 100 nano amps. However, Nolan et al clearly disclose that

the clock frequency of the second operating mode being lower than the clock frequency of the

first operating mode [col. 8, lines 56-60]. Therefore, it would have been obvious to one of

ordinary skill in the art at time the invention was made to have the first current source generating

a current of 2 micro amps and second current source generating a current of 100 nano amps.

24. As per claims 18 and 27, Nolan et al disclose the invention substantially. Nolan et al do

not expressly disclose that relaxation oscillator circuit generates a clock signal operating at a

frequency of substantially 32 KHz. However, a routineer in the art would know that it is

possible to clock the relaxation oscillator at a necessary clock according to the system

requirement. Therefore, it would have been obvious to one of ordinary skill in the art at the time

the invention was made to have the relaxation oscillator circuit generating a clock signal

operating at frequency of substantially 32 KHz.

Application/Control Number: 09/912,768 Page 10

Art Unit: 2115

Response to Arguments

25. Applicant's arguments filed 9/16/2004 have been fully considered but are not persuasive.

26. In the remarks, applicant argued in substance that (1) the operating mode of the oscillator

is not associated with a particular current generator; (2) Nolan does not teach, describe or suggest

a relaxation oscillator circuit including a first current source for use in causing the relaxation

oscillator to operate in a first power mode and a second current source for use in causing the

relaxation oscillator to operate in a second power mode.

27. As to point (1), Nolan et al expressly disclose that the operating mode of the oscillator is

associated with a particular current generator [col. 5, lines 12-16; current generator 200 and 300

are associated with fast or slow mode operation].

28. As to point (2), Nolan et al expressly disclose a relaxation oscillator circuit including a

first current source generator 200 and a second current source generator 300 to operate the

relaxation oscillator in a first power mode and a second power mode [Fig. 3; col. 5, lines 12-16].

Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a). The practice of automatically extending the shortened statutory period an additional month upon the filing of a timely first response to a final rejection has been discontinued by the Office. See 1021 TMOG 35.

A SHORTENED STATUTORY PERIOD FOR RESPONSE TO THIS FINAL

ACTION IS SET TO EXPIRE THREE MONTHS FROM THE DATE OF THIS ACTION. IN

THE EVENT A FIRST RESPONSE IS FILED WITHIN TWO MONTHS OF THE MAILING

DATE OF THIS FINAL ACTION AND THE ADVISORY ACTION IS NOT MAILED UNTIL

AFTER THE END OF THE THREE-MONTH SHORTENED STATUTORY PERIOD, THEN

THE SHORTENED STATUTORY PERIOD WILL EXPIRE ON THE DATE THE

ADVISORY ACTION IS MAILED, AND ANY EXTENSION FEE PURSUANT TO 37 CFR

1.136(a) WILL BE CALCULATED FROM THE MAILING DATE OF THE ADVISORY

ACTION. IN NO EVENT WILL THE STATUTORY PERIOD FOR RESONSE EXPIRE

LATER THAN SIX MONTHS FROM THE DATE OF THIS FINAL ACTION.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Suresh K Suryawanshi whose telephone number is 571-272-3668. The examiner can normally be reached on 9:00am - 5:30pm.

Art Unit: 2115

Page 12

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Thomas C. Lee can be reached on 571-272-3667. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

sks November 3, 2004